| | | Application/Control No. | Applicant(s)/Patent Under Reexamination |
|---|---|---|---|
| **_Notice of References Cited_** | | 10/719,815 | GASPARIK, FRANTISEK |
| | | Examiner | Art Unit | |
| | | Vuthe Siek | 2825 | |

## U.S. PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Name | Classification |
|---|---|---|---|---|---|
| | A | US-2002/0018526 A1 | 02-2002 | Osaka et al. | 375/257 |
| | B | US-6,742,167 | 05-2004 | Grau, Gunter | 716/4 |
| | C | US-6,289,490 | 09-2001 | Boyd et al. | 716/2 |
| | D | US- | | | |
| | E | US- | | | |
| | F | US- | | | |
| | G | US- | | | |
| | H | US- | | | |
| | I | US- | | | |
| | J | US- | | | |
| | K | US- | | | |
| | L | US- | | | |
| | M | US- | | | |

## FOREIGN PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Country | Name | Classification |
|---|---|---|---|---|---|---|
| | N | | | | | |
| | O | | | | | |
| | P | | | | | |
| | Q | | | | | |
| | R | | | | | |
| | S | | | | | |
| | T | | | | | |

## NON-PATENT DOCUMENTS

| * | | Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages) |
|---|---|---|
| | U | Tallinger et al., "Tools for on-chip interconnect inductance extraction", August 2002, pp. 1-6 |
| | V | Sercu et al., "EXPERIMENTAL CIRCUIT MODEL GENERATION OF NON-UNIFORM COUPLED MULTI-CONDUCTOR STRUCTURES," IEEE, 1997, PP. 1781-1784. |
| | W | Beker, "Numral and Experimental Modeling of High-Speed Cables and Interconnets," IEEE, 1997, pp. 898-904 . |
| | X | Larry Smith, "Simultaneous Switch Noise and Power Plane Bounce for CMOS Technology," IEEE, 1999, pp. 163-166 . |

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

## U.S. PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Name | Classification |
|---|---|---|---|---|---|
| | A | US- | | | |
| | B | US- | | | |
| | C | US- | | | |
| | D | US- | | | |
| | E | US- | | | |
| | F | US- | | | |
| | G | US- | | | |
| | H | US- | | | |
| | I | US- | | | |
| | J | US- | | | |
| | K | US- | | | |
| | L | US- | | | |
| | M | US- | | | |

## FOREIGN PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Country | Name | Classification |
|---|---|---|---|---|---|---|
| | N | | | | | |
| | O | | | | | |
| | P | | | | | |
| | Q | | | | | |
| | R | | | | | |
| | S | | | | | |
| | T | | | | | |

## NON-PATENT DOCUMENTS

| * | | Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages) |
|---|---|---|
| | U | Beyene et al., "MODELING AND ANALYSIS OF POWER DISTRIBUTION NETWORKS FOR GIBABIT APPLICATIONS," IEEE, 8/2003, PP. 1-6. |
| | V | Karkashdze et al., "A FAST METHOD OF AUXILIARY SOURCE BASED CALCULATION OF THE CAPACITANCE AND INDUCTANCE MATRICES," IEEE, 2001, PP. 187-190. |
| | W | TDA, TDA Systems, Inc., "High-Density Interconnect (HDI) Magazine, March 2001, pp. 1-16. |
| | X | Young et al., "Measurement of Package Inductance and Capacitance Matrices," IEEE, Feb. 1996, pp. 225-229. |

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.